Notice of References Cited

Application/Control No.

10/814,106

Examiner

Matthew D. Spittle

Applicant(s)/Patent Under Reexamination JOLLY ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
·	В	US-			
	С	US-			,
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	j	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν			•		
	0				. '	
	Р					
	Q					
	R					
	S			**		:
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Savoj, Jafar. A 10-GB/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector. IEEE Journal of Solid-State Circuits. Vol. 36, No. 5, May 2001.
	٧	Arimoto et al. A Speed-Enhanced DRAM Array Architecture with Embedded ECC. IEEE Journal of Solid-State Circuits. Vol. 25, No. 1, February 1990.
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.